Introduction
LDMOS transistors have been widely used in RF power amplifier modules for high frequency range up to 3.8 GHz [1] . Because LDMOS used in power amplifier is operated at high drain voltage while carrying high current, it could be vulnerable to hot carrier injection and trapping. Therefore, the hot-carrier instability is one of the major reliability issues in an LDMOS, and has widely attracted attention in recent years [2] [3] . However, the mechanisms of high-frequency parameter degradations have not been discussed in detail. In this paper, we present the experimental results of high-frequency characteristics of LDMOS transistors under hot-carrier stress.
Experiments
The n-channel LDMOS transistors were fabricated in a 0.5 µm CMOS-DMOS process with a gate oxide thickness of 135 Å and an effective channel length of 1.1 µm (Fig. 1) . The off-state breakdown voltage is about 41 V. The devices under test have a multi-finger gate configuration featuring eight fingers with a total width of 80 µm. Constant bias hot-carrier stress was carried out by applying a gate voltage of 2.5 V and a drain voltage of 28V at room temperature. The applied gate voltage corresponds to the maximum body current. The S-parameters were measured on chip using an Agilent 8510 network analyzer from 100 MHz to 15 GHz.
Results and Discussion
Fig . 2 shows the hot-carrier effect on the dc characteristics of an LDMOS. The maximum value of transconductance (g m ) has about 3% degradation at drain voltage V DS =0.1 V, probably due to the interface trap generation near the drain side of the channel. At V DS =12 V, the drain current (I D ) and g m degradations are not observed (<0.2%) before the quasi-saturation effect occurs. At high gate voltages, the device operation enters the quasi-saturation region, and the I D and g m reduces significantly after stress. From Fig. 3 , we found the degradations of on resistance (R ON ) and saturation current (I D,sat ) are about 18% and 9%, respectively; they are higher than the degradation of linear g m . It suggests that the stress-induced damage in the drift region is more serious than that in the channel region [3] .
The gate voltage dependence of cutoff frequency (f T ) under hot-carrier stress is shown in Fig. 4 . The maximum value of f T is reduced by~1.9% after 3 hr stress. It is much lower than the degradations of R ON and I D,sat , due to the different bias conditions. Besides, we found that although the g m is unchanged by the stress at peak f T , the f T still has a slight degradation. This observation is different from that in MOSFET devices, where the g m plays an important role in the f T degradation [4] . Because the g m is unchanged by the stress, the degradation of f T may be attributed to the changes of gate capacitances.
The changes of gate-to-source capacitance (C gs ) and gate-to-drain capacitance (C gd ) under hot-carrier stress are shown in Fig. 5 . Before quasi-saturation (V GS <3 V), the C gs increases with increasing stress time, while the C gd reduces. The increase of C gs under hot-carrier stress was also observed in MOSFET devices [5] , and this phenomenon can be explained by the change of channel potential due to the appearing negative trap charges near the drain side of the channel. Owing to the existence of drift region, the decrease of C gd after stress is different from the result in MOSFET devices [5] , where the C gd was nearly unchanged. In LDMOS, a large part of C gd comes from the drift region. The stress-induced negative interface charges in the drift region lead to positive mirror charges in the silicon, thus reducing the effective N-well doping. As such the depletion layer width in the drift is increased and thus the C gd is reduced. By plotting the degradations of f T and total gate capacitance (C gg =C gs +C gd ) as functions of stress time (Fig. 6) , we found that the changes of f T and C gg are similar. It confirms that the f T degradation is dominated by the change of gate capacitance. Fig. 7 shows the degradation of maximum oscillation frequency (f max ) under hot-carrier stress. The maximum value of the f max is nearly unchanged with stress time (<0.5%). Because the gate resistance is not affected by the hot carriers, we only consider the effects of f T and C gd on the f max . After 3 hr stress, the f T and C gd are reduced by 1.9% and 2.0%, respectively, at the bias condition of V GS =2.6 V and V DS =12 V. Similar degradation in f T and C gd leads to a slight change of the f max . At high gate voltages, large f max degradations are observed due to the obvious f T reduction and C gd enhancement.
Conclusions
After hot-carrier stress, the f T is reduced, while the f max is almost kept at the same value when the device operates before the quasi-saturation effect occurs. This observation
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can be explained by the changes of C gs and C gd , owing to the generated trap charges in the channel and drift regions, respectively. In addition, the f T and f max degradations are less than that in R ON and I D,sat , indicating the hot-carrier instability is less serious when the LDMOS is used in RF power amplifiers, as compared to that used in the power switching circuits. 
